

**Manuscript version: Author's Accepted Manuscript**

The version presented in WRAP is the author's accepted manuscript and may differ from the published version or Version of Record.

**Persistent WRAP URL:**

<http://wrap.warwick.ac.uk/140044>

**How to cite:**

Please refer to published version for the most recent bibliographic citation information. If a published version is known of, the repository item page linked to above, will contain details on accessing it.

**Copyright and reuse:**

The Warwick Research Archive Portal (WRAP) makes this work by researchers of the University of Warwick available open access under the following conditions.

Copyright © and all moral rights to the version of the paper presented here belong to the individual author(s) and/or other copyright owners. To the extent reasonable and practicable the material made available in WRAP has been checked for eligibility before being made available.

Copies of full items can be used for personal research or study, educational, or not-for-profit purposes without prior permission or charge. Provided that the authors, title and full bibliographic details are credited, a hyperlink and/or URL is given for the original metadata page and the content is not changed in any way.

**Publisher's statement:**

Please refer to the repository item page, publisher's statement section, for further information.

For more information, please contact the WRAP Team at: [wrap@warwick.ac.uk](mailto:wrap@warwick.ac.uk).

# Impact of BTI Induced Threshold Voltage Shifts in Shoot-through Currents from Crosstalk in SiC MOSFETs

Jose Ortiz Gonzalez, *Member, IEEE* and Olayiwola Alatise, *Senior Member, IEEE*

**Abstract-** In this paper a method for evaluating the implications of threshold voltage ( $V_{TH}$ ) drift from gate voltage stress in SiC MOSFETs is presented. By exploiting the Miller coupling between two devices in the same phase leg, the technique uses the shoot-through charge from parasitic turn-ON to characterize the impact of Bias Temperature Instability (BTI) induced  $V_{TH}$  shift. Traditional methods of BTI characterization rely on the application of a stress voltage without characterizing the implication of the  $V_{TH}$  shift on the switching characteristics of the device in a circuit. Unlike conventional methods, this method uses the actual converter environment to investigate the implications of  $V_{TH}$  shift and should therefore be of more interest to applications engineers as opposed to device physicists. Furthermore, a common problem is the underestimation of the  $V_{TH}$  shift since recovery from charge de-trapping can mask the true extent of the problem. The impact of temperature, the recovery time after stress removal and polarity of the stress has been studied for a set of commercially available SiC MOSFETs.

## I. INTRODUCTION

Bias Temperature Instability (BTI) is a well-known problem in insulated gate power devices. It is a more critical problem in SiC due to the reduced band offsets between the gate oxide and the wide bandgap semiconductor [1-3], as well as the increased interface trap density [4-6] resulting from the presence of carbon during the oxidation. Positive charge trapping from negative gate bias stress causes a downward shift in the threshold voltage ( $V_{TH}$ ) referred to as Negative Bias Temperature Instability (NBTI). Negative charge trapping from positive gate bias causes an upward shift in the threshold voltage referred to as Positive Bias Temperature Instability (PBTI). The result of a positive shift in threshold voltage is slightly increased conduction losses. The potential negative consequence from a downward shift in threshold voltage is a converter phase short circuit. In applications that use negative standby/OFF-state voltages to suppress false-triggering, threshold voltage drift under negative gate voltages is a major reliability concern [7]. What is more critical when considering BTI is the potential loss of gate switching synchronization

between parallel devices in high current power modules. In high current modules comprised of parallel devices that have undergone unequal  $V_{TH}$  shifts due to BTI, the device with the lowest  $V_{TH}$  will conduct all the load current assuming the current is being switched from a load that emulates current source over short durations. This can have potentially destructive consequences if the device is taken out of its safe operating area.

There have been various studies on BTI in SiC MOSFETs [8-17]. It has widely been reported that  $V_{TH}$  recovery occurs after stress removal [8, 18, 19]. This recovery occurs through the process of charge de-trapping where the captured charge is released over time. It is important to be able to accurately characterize the process of charge capture and release by quantifying the time constants. The time after stress and the threshold voltage recovery after stress is highly relevant to the qualification of power devices. Qualification tests usually require 1000 hours of the device rated gate voltage at 150 °C. Important parameters like  $V_{TH}$  and the ON-state resistance must not vary by more than a 20% for the device to be certified as reliable [20]. It is now widely understood that new test methods must be developed for wide bandgap devices since this charge recovery phenomenon can potentially mask the extent of  $V_{TH}$  shift i.e.  $V_{TH}$  recovery can occur in the duration between the end of the test and the measurement of  $V_{TH}$ . To this end, a working committee (JC-70) has been set-up to address this [21]. BTI also has implications in the use of Temperature Sensitive Electrical Parameters (TSEPs) in SiC MOSFETs [22, 23], including the determination of the junction temperature during power cycling [24]. This has led to development of power cycling strategies specific to SiC MOSFETs to overcome this issue [25, 26] with guidelines given in [27]. New characterization techniques for BTI in SiC MOSFETs are required, in order to properly characterize this  $V_{TH}$  shift. Different methodologies have been proposed recently as summarized in [28].

In this paper, a more applications-oriented approach is introduced as a means of characterizing BTI in SiC MOSFETs. The method uses a half-bridge power module or 2 discrete devices in a half-bridge configuration. The method is based on “crosstalk” between devices in a phase leg. Crosstalk simply refers to parasitic turn-ON of a power device due to voltage

This work was supported by the UK Engineering and Physical Sciences Research Council (EPSRC) through the grant reference EP/R004366/1.

J. Ortiz González and O. Alatise are with the School of Engineering, University of Warwick, CV4 7AL, Coventry, UK. (e-mail: j.a.ortiz-gonzalez@warwick.ac.uk, o.alatise@warwick.ac.uk)

## IEEE POWER ELECTRONICS REGULAR PAPER

commutation of the complementing device in the phase leg [29-32]. The parasitic gate voltage arises due to Miller capacitance feedback that depends on the parasitic gate-drain capacitance  $C_{GD}$  capacitance and the gate resistance  $R_G$  of the device parasitically switched. This parasitic gate voltage leads to a shoot-through current through the converter phase leg. There has been considerable research effort in evaluating the impact of wide bandgap devices on crosstalk performance [33-35], modelling crosstalk [36, 37] and implementing new methods for minimizing crosstalk [38, 39].

The research presented in this paper uses crosstalk for evaluating the implications of BTI-induced threshold voltage shifts in SiC MOSFETs. By measuring the peak shoot-through current and total shoot-through charge, it is possible to identify  $V_{TH}$  shift in SiC MOSFETs that have undergone BTI stress. Section II presents a review on BTI degradation and characterization in SiC MOSFETs, section III describes the experimental set-up used in this paper and presents the characterization of crosstalk for different SiC MOSFETs and section IV demonstrates how the shoot-through current method can be used for detecting BTI-induced threshold voltage shifts in a set of commercially available SiC MOSFETs. Using the proposed method, the transient recovery of  $V_{TH}$  after stress removal and the impact of temperature is evaluated in section V while section VI concludes the paper

## II. BTI DEGRADATION AND CHARACTERIZATION IN SiC MOSFETs

Threshold voltage shift caused by gate bias stress in SiC MOSFET has been the subject of different studies in the recent years [1, 2, 8-19, 28, 40-43]. Accelerated stress tests can be performed on SiC MOSFETs to evaluate the reliability and lifetime of the gate oxide [12, 44] and the shift of  $V_{TH}$  [45]. The tests are accelerated by using gate-voltages beyond the rating of the device to emulate long stress times at the rated voltage. The stress tests can include both positive and negative high temperature gate bias. The results of the accelerated stress tests for 900 V SiC planar MOSFETs [45] are shown in Fig. 1. Fig. 1(a) shows how the  $V_{TH}$  reduces with negative gate bias stress as indicated by a leftward shift in the gate transfer characteristics. Fig. 1(b) shows how  $V_{TH}$  increases with positive gate bias stress as indicated by the rightward shift of the gate transfer characteristics. The measurements shown in Fig. 1(a) and Fig. 1(b) were obtained from a curve tracer. The static characteristics were measured 16 hours after stress removal to ensure sufficient time for  $V_{TH}$  recovery meaning only the permanent shift in  $V_{TH}$  was characterized. During the recovery time,  $V_{GS}$  was set at 0 V. The gate bias magnitudes, device case temperatures and  $V_{GS}$  stress durations are stated in Table I [45].

Accurate measurement of  $V_{TH}$  shift while accounting for charge recovery is critical in SiC MOSFETs. In [40] the authors analyze the importance of the measurement speed and delay after stress removal, for both sweep and fast  $I-V$   $V_{TH}$  measurements. The traditional gate sweep method consists in sweeping the gate-source voltage  $V_{GS}$  at a fixed drain-source  $V_{DS}$  voltage until the desired drain current  $I_D$  is obtained, whereas the fast  $I-V$   $V_{TH}$  measurement consists in measuring  $I_D$




Fig. 1 Gate transfer characteristics measured at ambient temperature. SiC MOSFETs subjected to (a) negative gate bias and (b) positive gate bias, from [45]

Table I. High temperature gate bias stresses for evaluation of BTI [45]

	NBTI	PBTI
Stress 1	-25 V, 150 °C, 30 minutes	25 V, 150 °C, 30 minutes
Stress 2	-25 V, 150 °C, 30 minutes	28 V, 150 °C, 30 minutes
Stress 3	-30 V, 150 °C, 30 minutes	30 V, 150 °C, 30 minutes
Stress 4	-30 V, 150 °C, 30 minutes	32 V, 150 °C, 30 minutes

for a determined  $V_{GS}$  and  $V_{DS}$ . The results in [40] show that fast measurement methods are able to measure a larger  $V_{TH}$  shift and explain the fundamental role of the delay time after measurement, as the  $V_{TH}$  rapidly recovers after stress removal. Referring to the measurements in Fig. 1, which are the conventional gate transfer characteristics obtained by sweeping  $V_{GS}$  at a fixed  $V_{DS}$ , it is clear that the peak shift of  $V_{TH}$  will not be observed, as  $V_{TH}$  has recovered after the long recovery phase.

The method presented in [11] uses a gate voltage sweep to determine the gate voltage required to obtain a drain current of 10 mA with  $V_{DS}=50$  mV. The threshold voltage is measured after a pre-stress bias and after stress by sweeping the gate voltage away from the stress value (sweep down for a positive stress and sweep up for a negative stress). This is to avoid recovery after stress removal. Factors like the value of the pre-stress bias, the measurement speed and delay between stress and characterization were evaluated in [11]. Among others, the following recommendations were made: application of a consistent pre-stress sequence of a voltage opposed to the stress, measure the post-stress threshold voltage at the same temperature than the stress and re-apply the stress bias for a short period in the case of stress interruption before measurement (delay).

## IEEE POWER ELECTRONICS REGULAR PAPER

The method proposed in [18, 42] consists in a complex measure-stress-measure sequence which uses pre-conditioning for achieving  $V_{TH}$  measurement after stress which is non-dependent on the delay after stress removal. This technique could be highly suitable for qualification tests, where a large batch of devices has to be characterized after stress removal [28]. The preconditioning method [18, 42] is able to eliminate the recoverable shift of  $V_{TH}$ , which is not application relevant and highlights the limitations of JEDEC methods like JESD 241 [46] for determining  $V_{TH}$  shifts in SiC MOSFETs.

In [1, 47] a method using a measure-stress-measure technique, capable of applying short stress pulses of 100 ns and characterizing the  $V_{TH}$  with a delay of 1  $\mu$ s was used to validate capture emission time maps. This method can characterize the  $V_{TH}$  shift resulting from both DC and AC gate stresses, providing information about the fast recovery time components, which is not captured when using precondition-based methods. The impact of the  $V_{TH}$  shift on the ON-state resistance was also investigated in [1, 47].

A method that uses the body diode forward voltage as an indicator for  $V_{TH}$  shift was presented [45]. Using a sensing current to measure the body diode forward voltage ( $V_{SD}$ ),  $V_{TH}$  shift and recovery was measured indirectly due to the body effect in SiC MOSFETs. This was demonstrated for both positive and negative gate stresses. However, this method will be not applicable if there is an antiparallel Schottky diode since the sensing current will flow through the Schottky diode instead of the MOSFET body diode. The limitations of this method include the temperature dependency of  $V_{SD}$  and the requirement of a calibration relationship between  $V_{SD}$  and  $V_{TH}$ .  $V_{SD}$  is temperature dependent and the calibration relationship will only be valid at a defined temperature. Moreover, the method will be sensitive to self-heating of the device [45].

BTI induced  $V_{TH}$  shift in SiC MOSFETs has been investigated on the fundamental level [1, 2, 8-19, 28, 40-43], at the application level [1, 8, 48] and also its implications on testing [26, 49]. This paper contributes to this research topic by presenting the use of shoot-through currents resulting from crosstalk in a converter leg as a tool for assessing the impact of BTI-induced threshold voltage shifts in SiC MOSFETs, expanding the analysis and preliminary results presented in [50]. In the next sections the method is developed, and characterization results are presented. It will be shown how the methodology is able to capture the impact of the peak  $V_{TH}$  shift and capture the sub-sequent recovery after stress removal.

### III. EXPERIMENTAL SET-UP AND CROSSTALK EVALUATION IN SiC MOSFETs

The experimental test rig for evaluating the impact of crosstalk and shoot-through currents is shown in Fig. 2(a) while the circuit schematic is shown in Fig. 2(b) [50]. It consists of a half-bridge configuration with a resistance  $R_{LOAD}$  of 500  $\Omega$  connected in parallel with the bottom device. Both devices are driven by gate driver boards based on the gate driver IC HCNW-3120. It is possible to change gate resistances of the devices in converter leg ( $R_{G\_TOP}$  and  $R_{G\_BOT}$ ). The equipment used for measuring the signals identified in Fig. 2(b) was: a





Fig 2 (a) Experimental test rig for crosstalk characterization  
(b) Electrical schematic of the test rig

current probe model TCP-312 from Tektronix for measuring the parasitic turn-ON current, a differential voltage probe model TA043 from Pico Electronics for measuring the parasitic gate voltage of the bottom device and a differential voltage probe model GDP-100 from GW Instek for measuring the drain-source voltage of the bottom device. The waveforms were captured using an oscilloscope Wavesurfer 104MXs-B from Lecroy and the driving signals were generated using a waveform generator model TDS2024C.

In the test rig, the high-side device is the driving device that is switched, while the bottom side device is the device under test (DUT) which is evaluated for BTI. Before the top device is switched (when both devices are OFF), the entire DC voltage falls across the top device since  $R_{LOAD}$  is much smaller than the OFF-state resistance of the power devices. As the top device is turned ON, the DC voltage is transferred to the bottom device with a drain-source voltage switching rate  $dV_{DS}/dt$  [29, 51] that depends on  $R_{G\_TOP}$  and its parasitic gate-drain capacitance  $C_{GD\_TOP}$ . The switching rate  $dV_{DS}/dt$  can be modelled using (1) [52], where  $V_{GG}$  is the gate driver voltage and  $V_{GP}$  the Miller Plateau voltage.

$$\frac{dV_{DS}}{dt} = \frac{V_{GG} - V_{GP}}{R_{G\_TOP} C_{GD\_TOP}} \quad (1)$$

The imposed  $dV_{DS}/dt$  couples with the low side device gate-drain parasitic capacitance  $C_{GD\_BOT}$  to generate a current in the gate loop of the DUT. This Miller capacitance feedback current, given by  $C_{GD\_BOT} dV_{DS}/dt$ , charges the low side gate-source capacitance  $C_{GS\_BOT}$  to a voltage that is determined by the low



## IEEE POWER ELECTRONICS REGULAR PAPER

side gate resistance  $R_{G\_BOT}$ . In a basic approximation, the parasitic gate-source voltage  $V_{GSpara}$  is given by (2) [29].

$$V_{GSpara} = R_{G\_BOT} C_{GD\_BOT} \frac{dV_{DS}}{dt} \left( 1 - e^{-\frac{t}{R_{G\_BOT}(C_{GS\_BOT} + C_{GD\_BOT})}} \right) \quad (2)$$

If the parasitic gate voltage exceeds the threshold voltage, a shoot-through current flows through both devices. Because the MOSFET is driven into saturation ( $V_{GS}$  is marginally above  $V_{TH}$ ), the peak shoot-through current is sensitive to the threshold voltage. Using the test-rig shown in Fig. 2, crosstalk measurements have been performed on a planar SiC MOSFET from Littelfuse at 3 different DC link voltages. The typical threshold voltage at 25 °C for this 1200 V/18 A SiC MOSFET is 2.8 V, according to its datasheet.

Fig. 3(a) to (c) shows the  $V_{DS}$  transient across the low side DUT, the parasitic  $V_{GS}$  measured on the DUT and resulting shoot-through current flowing through the DUT respectively. A clear semi-short circuit is observable in the measurements, due to the partial turn-ON of the bottom device when its blocking a high voltage. For these measurements,  $R_{G\_TOP}$  was 33  $\Omega$  and




Fig. 3 Evaluation of crosstalk for a SiC MOSFET planar from Littelfuse at different DC link voltages (a) Drain-source voltage transient of the DUT (b) Parasitic gate voltage of the DUT (c) Shoot-through current of the DUT

$R_{G\_BOT}$  was 220  $\Omega$ . This combination of  $R_{G\_TOP}/R_{G\_BOT}$  values, although not used in practical converters, was chosen to increase the sensitivity of the shoot-through current to the BTI-induced  $V_{TH}$  shift, as it will be demonstrated later. In real-world applications, the choice of the  $R_{G\_TOP}/R_{G\_BOT}$  combination is made to minimize both shoot-through currents [29] and switching losses. It can be seen from Fig. 3 that the parasitic  $V_{GS}$  voltages and shoot-through currents increase with DC link voltage and will strongly depend on the threshold voltage and the  $C_{GS}/C_{GD}$  ratio of the DUT [51].

The profile of the parasitic gate voltage and shoot-through current depends on the device type, the high side gate resistance ( $R_{G\_TOP}$ ) and the low side gate resistance ( $R_{G\_BOT}$ ). Fig. 4 shows the parasitic  $V_{GS}$  measurements for a wide range of SiC MOSFETs from different vendors, including 3 planar SiC MOSFETs and a trench SiC MOSFET. The devices are identified in Table II. The package of these devices is TO-247 and the current ratings are specified for a case temperature of 100 °C.

Table II. SiC MOSFETs. Device identification and characteristics

Device Identification	Voltage Rating	Current Rating	Gate Structure	Manufacturer
Littelfuse Planar	1200 V	18 A	Planar	Littelfuse
Wolfspeed Planar	900 V	15 A	Planar	Cree/Wolfspeed
ST Planar	1200 V	16 A	Planar	ST Microelectronics
ROHM Trench	650 V	15 A	Trench	ROHM

The measurements were performed using the same DC link voltage,  $R_{G\_TOP}$  and  $R_{G\_BOT}$ , hence, the differences in parasitic  $V_{GS}$  are due to the different parasitic capacitances specific to the device type. It can be seen from Fig. 4 that there are significant differences in the parasitic gate voltage waveforms.






Fig. 4 Parasitic gate voltage for different SiC MOSFETs including planar and trench devices. Ambient temperature

In designing the experiment, careful consideration must be made when choosing the values of  $R_{G\_TOP}$  and  $R_{G\_BOT}$ . This is because a shoot-through current that is highly sensitive to  $V_{TH}$  is required since it will be used to track the  $V_{TH}$ . A small  $R_{G\_TOP}$  and large  $R_{G\_BOT}$  causes high parasitic  $V_{GS}$  and shoot-through currents. Conversely, a large  $R_{G\_TOP}$  and small  $R_{G\_BOT}$  causes a smaller parasitic  $V_{GS}$  and shoot-through current. The combination of gate resistances to obtain a good shoot-through




(a)




(b)

Fig. 5 Wolfspeed Planar.  $R_{G\_TOP} = 33\ \Omega$ .  $V_{DC} = 400\text{ V}$  (a) Induced parasitic gate voltage (b) Drain current




(a)




(b)

Fig. 6 ST Planar.  $R_{G\_TOP} = 33\ \Omega$ .  $V_{DC} = 400\text{ V}$  (a) Induced parasitic gate voltage (b) Drain current



(a)



(b)


Fig. 7 ROHM Trench.  $R_{G\_TOP} = 33\ \Omega$ .  $V_{DC} = 400\text{ V}$  (a) Induced parasitic gate voltage (b) Drain current

current will depend on the device technology since each device will have different sensitivities to crosstalk. Hence, for the purpose of this experiment, what is desired is for  $R_{G\_TOP}$  to be smaller than  $R_{G\_BOT}$ . If the gate resistances are too small (meaning high  $dV_{DS}/dt$ ), the measurements will be prone to high oscillations due to the combination of fast transients and parasitic inductances.


To show this, measurements have been performed using a wide range of high and low side gate resistances to determine the optimal combination for maximizing the sensitivity of the shoot-through current to  $V_{TH}$ . The test circuit in Fig. 2 was used and the DC link voltage was set to 400 V. For all measurements  $R_{G\_TOP}$  was fixed at 33  $\Omega$  and a range of  $R_{G\_BOT}$  was used to adjust the shoot-through current. Fig. 5 to Fig. 7 show the parasitic gate voltage and shoot-through currents for the Wolfspeed Planar, the ST Planar and the ROHM Trench respectively. Analyzing the results, the different devices exhibit dissimilar parasitic turn-ON characteristics. The Wolfspeed Planar is the least prone to parasitic turn-ON while the ROHM Trench presents the highest shoot-trough current, even with a lower  $R_{G\_BOT}$  value.

Another important point to consider is the capacitance charging current through the bottom device, which is unrelated to parasitic turn-ON. This current is the charging current of the  $C_{DS\_BOT}$  capacitance and will increase with reduced  $R_{G\_TOP}$  (due to increasing  $dV_{DS}/dt$ ). It can be measured by setting the gate turn-OFF voltage  $V_{GS\_OFF}$  of the DUT to a negative voltage, thereby ensuring that the device does not parasitically turn ON [29] and measuring only the capacitive charging current. Fig. 8(a) shows the parasitic gate voltages and Fig. 8(b) shows the measured shoot-through currents for the Littelfuse Planar under 2 measurement conditions. In both cases  $R_{G\_TOP}/R_{G\_BOT}$  is

33 $\Omega$ /100  $\Omega$ , but in (i)  $V_{GS\_OFF} = 0\text{ V}$  (resulting in a measured peak current around 4 A) and in (ii)  $V_{GS\_OFF} = -5\text{ V}$  (corresponding to measured peak current of around 2 A). As observed in Fig. 8(a), the parasitic gate voltage is below 1 V when  $V_{GS\_OFF}$  is -5 V, thereby ensuring that the bottom side device does not parasitically turn-ON. In this situation the measured current



(a)



(b)

Fig. 8 Impact of negative gate voltage for turn-OFF on the shoot-through current. Littelfuse Planar and  $R_{G\_TOP}/R_{G\_BOT} = 33\ \Omega/100\ \Omega$  (a) Parasitic  $V_{GS}$  voltage (b) Shoot-through current

## IEEE POWER ELECTRONICS REGULAR PAPER

corresponds to the capacitive charging of the low side device (DUT) when subjected to the imposed  $dV_{DS}/dt$ .

### IV. BTI AND IMPACT ON SHOOT-THROUGH CURRENT

In section II different methods for characterization of BTI-induced threshold voltage shifts were presented, ranging from the use of the transfer characteristics to novel measure-stress-measure techniques. In this paper, instead of just extracting the  $V_{TH}$  shift after stress, the impact of  $V_{TH}$  shift on the shoot-through current is evaluated. This approach can show the implications of the  $V_{TH}$  shift due to BTI in an operating converter scenario.

#### A. Accelerated stress tests and long recovery time

First, it is important to demonstrate that a shift of threshold voltage after gate stress will affect the measured shoot-through current. This is done using accelerated gate stress tests. For this initial characterization, the device selected is the Wolfspeed Planar. The device was subjected to accelerated negative gate stresses and the shoot-through current from crosstalk was measured using the test rig presented in Fig. 2, with a DC link voltage  $V_{DC}=400$  V. Similar to the approach used for the measurements shown in Fig. 1, a long recovery was allowed between the end of the stress and the characterization measurements to allow sufficient time for  $V_{TH}$  recovery from charge relaxation, thereby characterizing the impact of the permanent  $V_{TH}$  shift on the shoot-through current.

The results are shown in Fig. 9. The gate voltages stresses were -25 V for 1 hour at 150 °C, with characterization at ambient temperature after 16 hours recovery with  $V_{GS}=0$ ,




Fig. 9 Measured shoot-through current for unstressed and negative gate bias stressed device. Wolfspeed Planar.

(a)  $R_{G\_TOP}/R_{G\_BOT} = 33\Omega/10\Omega$ , (b)  $R_{G\_TOP}/R_{G\_BOT} = 33\Omega/220\Omega$

followed by -30 V for 1 hour at 150 °C and characterization at ambient temperature after 16 hours recovery at  $V_{GS}=0$ . The accelerated stress values were selected based on the previous work of the authors [45], which resulted in threshold voltage shifts of -330 mV and -890 mV. Since the stress voltage was negative, the resulting downward shift in  $V_{TH}$  causes a higher peak shoot-through current and larger shoot-through charge.

Fig. 9(a) shows the shoot-through currents transients measured with  $R_{G\_TOP}/R_{G\_BOT}$  of 33  $\Omega$ /10  $\Omega$  whereas Fig. 9(b) shows shoot-through measurements with a gate resistance combination of 33  $\Omega$ /220  $\Omega$ . When the gate resistance combination  $R_{G\_TOP}/R_{G\_BOT}$  is 33 $\Omega$ /10 $\Omega$ , the measured current in Fig. 9(a) shows no apparent impact of the  $V_{TH}$  shift caused by BTI. This is because, as described in section III, this current is just the drain-source capacitance charging current and not the shoot-through current resulting from parasitic turn-ON. However, as shown in Fig. 9(b), using the resistor combination of  $R_{G\_TOP}/R_{G\_BOT} = 33\Omega/220\Omega$ , the impact of the BTI-induced  $V_{TH}$  shift on the shoot-through current becomes clear.

Fig. 9 illustrates the impact of permanent  $V_{TH}$  shift after stress however, from the point of view of the application, it is important to evaluate the peak shift in the range of microseconds after stress removal and during the transient recovery. The next section will demonstrate how this can be done using the shoot-through current.

#### B. Short recovery time after stress removal

As was stated in section II, after removal of the stress, the  $V_{TH}$  shift caused by BTI recovers within the duration of stress removal and  $V_{TH}$  measurement. This may disguise the true extent of BTI and its implications in the application, hence it is important to evaluate the transient shift of  $V_{TH}$ . The objective of this investigation is studying how the method can be used to evaluate the impact of BTI-induced shifts on the operation of a converter leg and the impact of the stress and recovery. This can be done using the circuit shown in Fig. 2 and the stress/characterization sequence shown in Fig. 10.

First, the DUT, which is the bottom side device in Fig. 2, is subjected to positive or negative gate stress at a stress voltage  $V_{STRESS}$  at a defined temperature  $T$ . This is done using a standard unipolar gate driver circuit which can drive the gate of the DUT at 0 V/+  $V_{STRESS}$  for PBTI or a modified unipolar gate driver which can drive the gate at - $V_{STRESS}$ /0V for NBTI. The stress is applied during a time  $t_{STRESS}$ , as shown in Fig. 10 for PBTI evaluation.




Fig. 10 Stress and Measurement pulses used for characterizing  $V_{TH}$  shift and recovery using crosstalk

## IEEE POWER ELECTRONICS REGULAR PAPER

After the stress voltage is removed, the high side device is triggered with a gate pulse that also parasitically turns ON the bottom side device through crosstalk. The time duration between the end of the stress pulse and the triggering of the high side device is the recovery time  $t_{REC}$  as shown in Fig. 10.

As the shoot-through current is affected by the value of the threshold voltage, by varying the recovery time, it is possible to capture the  $V_{TH}$  recovery using the shoot-through current. For characterizing the non-stressed DUT, the shoot-through current is measured without applying any stress to the bottom device, holding the gate at 0 V. This technique minimizes the time between stress and characterization and enables the evaluation of the impact of BTI in a more application-oriented test scenario. The proposed technique has been evaluated for positive and negative gate bias stresses for the four devices presented in Table II, measuring the shoot-through current before subjecting the device to the stress and 500  $\mu$ s after stress removal. The stress voltage was +20 V for 10 s (for PBTI) and a -25 V during 10 s (for NBTI). The DC link was adjusted to 400 V and the measurements were performed at ambient temperature. The two stress values were selected in order to show that the method is applicable for both nominal gate voltage stresses (+20 V) and accelerated gate stresses (-25 V). The selection of the gate resistances was  $R_{G\_TOP}/R_{G\_BOT}$  of 33  $\Omega$ /220  $\Omega$  for the planar MOSFETs and 33  $\Omega$ /68  $\Omega$  for the ROHM Trench.

The results for the positive stress in Fig. 11 show how the shoot-through current decreases due to  $V_{TH}$  rise from negative charge trapping. The shoot-through charge  $Q_{ST}$ , calculated by means of integrating the shoot-through current over time, is summarized in Table III. The results for the negative stress are shown in Fig. 12, with the calculated shoot-through charges presented in Table IV. An increase of the shoot-through current and charge after stress is clearly observable, as a result of the reduction of  $V_{TH}$  caused by positive charge trapping.

Table III. Shoot-through charge before and after stress.  
Positive Gate Stress. (+20 V/ 10 s, Ambient temperature)

Device	$Q_{ST} - \text{Before stress}$ ( $\mu$ C)	$Q_{ST} - \text{After stress, } T_{REC}=500 \mu$ s ( $\mu$ C)	Charge ratio (%)
Littelfuse Planar	0.316	0.247	-21.8
Wolfspeed Planar	0.210	0.179	-14.9
ST Planar	0.970	0.566	-41.7
ROHM Trench	0.772	0.591	-23.4

Table IV. Shoot-through charge before and after stress  
Negative Gate Stress. (-25 V/ 10 s, Ambient temperature)

Device	$Q_{ST} - \text{Before stress}$ ( $\mu$ C)	$Q_{ST} - \text{After stress, } T_{REC}=500 \mu$ s ( $\mu$ C)	Charge ratio (%)
Littelfuse Planar	0.425	0.534	+25.5
Wolfspeed Planar	0.271	0.333	+22.9
ST Planar	1.218	1.709	+40.4
ROHM Trench	1.322	1.977	+49.5




Fig. 11 Shoot-through current before and after positive gate stress (+20 V/ 10 s., Ambient temperature, Recovery time = 500  $\mu$ s)

(a) Littelfuse Planar (b) Wolfspeed Planar  
(c) ST Planar (d) ROHM Trench

Analyzing the results for the positive stress, the device that is most affected by the positive gate stress is the ST Planar, with a reduction of the shoot-through charge of around -40% measured 500  $\mu$ s after stress removal. The Wolfspeed Planar is the least affected by the positive  $V_{GS}$  stress, while the impact of the gate stress is similar for the Littelfuse Planar and ROHM Trench.

Evaluating the negative gate stress results, the ROHM Trench is the most affected by the gate stress (increase of shoot-through charge of 49.5%), followed by the ST Planar, with the






Fig. 12 Shoot-through current before and after negative gate stress (-25 V/ 10 s., Ambient temperature, Recovery time = 500 μs)  
(a) Littelfuse Planar (b) Wolfspeed Planar  
(c) ST Planar (d) ROHM Trench

Littelfuse Planar and Wolfspeed Planar being affected similarly. An important observation is that despite -25 V being an accelerated stress test, the planar devices present a similar sensitivity to the evaluated positive and negative stresses, whereas the evaluated ROHM Trench is clearly more sensitive to the negative stress.

A variation in the measured shoot-through current and charge due to the change of the gate driver for applying the negative gate stresses has been identified. The authors attribute this to

the different parasitic elements of the gate driver circuit required for switching from  $-V_{STRESS}$  to 0 V. The role of the parasitic elements of the gate driver circuit was investigated in [53], where its impact on the parasitic gate voltage was demonstrated. In [53], using experimental measurements it is shown that the ratio between the parasitic gate inductance and the parasitic source inductance affects the peak parasitic gate voltage. The resonance between the parasitic gate inductance and the input capacitance can also increase the gate voltage oscillations [54]. Recommendations for minimizing the parasitic inductances for achieving the best performance regarding parasitic turn-ON are also given in [54]. The implication of this is that initial reference measurement before stress has to be done with the gate driver circuit that will be used for the specific gate stress.

## V. CHARACTERIZATION RESULTS

This section will demonstrate how the proposed methodology can be used for characterizing the impact of the recovery time and temperature for both positive and negative gate stresses. The study will be performed using the devices which are more sensitive to crosstalk currents, namely the ST Planar and the ROHM Trench. It is worth to mention that the lower susceptibility to parasitic turn-ON of the Littelfuse Planar and Wolfspeed Planar will make the characterization using this method more challenging. The DC link voltage used for this test is 400 V and the gate resistor combinations are  $R_{G\_TOP}/R_{G\_BOT}$  of 33 Ω/220 Ω for the ST Planar and 33 Ω/68 Ω for the ROHM Trench. It is important to highlight that the objective of these investigations is not comparing the gate reliability of the devices, but showing how the method can capture the differences between them.

### A. Impact of recovery time

The previous section presented the importance of measuring the impact of the  $V_{GS}$  stress shortly after stress removal to quantify the peak  $V_{TH}$  shift before transient recovery [8, 18, 19]. By varying the time interval between stress removal and shoot-through measurement ( $t_{REC}$  in Fig. 10), it is possible to quantify the impact of the recovery time on the measurements. The ST Planar and the ROHM Trench were subjected to both positive ( $V_{STRESS}=20$  V during 10 s at ambient temperature) and negative gate stresses ( $V_{STRESS}=-25$  V during 10 s at ambient temperature), characterizing the shoot-through current energy as a function of the recovery time after stress removal.

It should be noted that for characterizing the recovery of  $V_{TH}$ , every measurement was performed using a new stress pulse and allowing a recovery time of 180 s between measurements. This is because multiple measurements of  $V_{TH}$  at different recovery times after defined stress pulse will mean that the device is subjected to repetitive shoot-through currents within a short duration, especially for characterization during the initial stages of the recovery phase. This will inevitably cause the self-heating of the device, thereby causing a  $V_{TH}$  shift due to the temperature increase (therefore disguising  $V_{TH}$  shift due to BTI). An aluminum block was attached to the case of the




Fig. 13 ST Planar. Positive gate stress and recovery using crosstalk.  $V_{STRESS} = 20$  V,  $t_{STRESS} = 10$  s, Ambient temperature, (a) Measured shoot-through current transient, (b) Peak Current as function of recovery time, (c) Normalized shoot-through charge as function of recovery time




Fig. 14 ROHM Trench. Positive gate stress and recovery using crosstalk.  $V_{STRESS} = 20$  V,  $t_{STRESS} = 10$  s, Ambient temperature, (a) Measured shoot-through current transient, (b) Peak Current as function of recovery time, (c) Normalized Shoot-through charge as function of recovery time

discrete TO-247 device thereby acting as a heatsink and enabling the observation of the temperature increase during the measurements. During the performed tests, the measured temperature increase was lower than 1 °C, hence the impact of temperature on the measured shoot-through currents can be considered negligible.

Starting with the positive stress, the results for the ST Planar are shown in Fig. 13. Fig. 13(a) shows the measured shoot-through current transient for different  $t_{REC}$  values (ranging from 200 μs to 10 s) and the non-stressed state. Fig. 13(b) shows the measured peak shoot-through current and tracks its value against the non-stressed peak current while Fig. 13(c) plots the normalized shoot-through charge for the different recovery times. The shoot-through charge is a more accurate variable as it can compensate the lack of resolution and noise of the peak current measurement. Fig. 14 shows the results for the positive bias stress of the ROHM Trench.

Analyzing the results, it is evident how the shoot-through current reduces after the positive stress and gradually increases as the recovery time is increased. This correlates to the trapped charges being released and  $V_{TH}$  reducing back to the pre-stress value. Comparing both devices, the same stress causes a higher reduction of the shoot-through current in the ST Planar. The rate of change of the peak current suggests a logarithmic dependence of the recovery, which is clearly observed by analyzing the shoot-through charge, normalized respect to the pre-stress value in Fig. 13(c) and Fig. 14(c). For both SiC MOSFETs different slopes are observed during the recovery

phase. This change in slope can be explained as the release of different amounts of traps with short and long characteristic time constants. From the results in Fig. 13 and Fig. 14, fast traps play a key role in the threshold voltage shift (range of μs to ms). The capture and release of traps with different time constants is discussed in [28] and it is one of the main reasons why fast methods for BTI characterization in SiC MOSFETs are required. After 10 s, from the results in Fig. 13(c) and Fig. 14(c), the shoot-through charge recovers to 82.5% of its value in the ST Planar and 85.4% in the ROHM Trench. Both SiC MOSFETs recover to similar post-stress values after 10 s, but the peak charge is higher for the ST Planar, indicating a faster post-stress recovery.

The results for the negative gate stress are shown in Fig. 15, which presents the normalized shoot-through charge as function of the recovery time for the ST Planar and the ROHM Trench. Similar to the positive stress results, a change of slope during the recovery is observed for both SiC MOSFETs. The presence of traps with small characteristic time constants (fast emission times) is more apparent for the ST Planar, with a faster recovery during the first 10 ms after stress removal. Considering the recovery after 10 s, in the case of the ST Planar the shoot-through charge recovers to a value 17.4% higher than its pre-stress value, whereas for the ROHM Trench the recovery is to a 16.2% higher. As the peak charge variation is higher in the ROHM Trench, this indicates a faster recovery for this device.




Fig. 15 Normalized Shoot-through charge as function of recovery time for a negative gate stress ( $V_{STRESS} = -25$  V,  $t_{STRESS} = 10$  s, Ambient temperature) (a) ST Planar (b) ROHM Trench

### B. Impact of temperature

In order to evaluate the impact of temperature on the recovery of threshold voltage, the previous measurements were repeated for the same devices at a case temperature of 150 °C. This temperature was set using a small heater attached to the discrete device and allowing enough time for the junction and case temperatures to reach steady state. Before evaluating the impact of BTI on the shoot-through current, it is important to evaluate the impact of temperature on the shoot-through current of the devices under study. This is shown in Fig. 16 for both the ST Planar and the ROHM Trench. It can be observed that in the case of the ST Planar, the shoot-through current increases with temperature, where in the case of the ROHM Trench the shoot-through current reduces with temperature hence presenting opposite temperature sensitivities. However, the scope of this investigation is not the evaluation of the temperature dependency of the shoot-through current but the impact of BTI stresses on crosstalk and its temperature dependency. To that end, stress and recovery characterization measurements were performed at high temperature using the devices characterized in section V.A. The results for the positive gate bias stress at 150 °C are shown in Fig. 17 for the ST Planar and Fig. 18 for the ROHM Trench. Both SiC MOSFETs were also subjected to negative gate bias stresses at 150 °C ( $V_{STRESS} = -25$  V during 10 s) and the results are shown in Fig. 19, which shows the normalized shoot-through charge as function of the recovery time. The calculated shoot-through charges before and after




Fig. 16 Impact of temperature on shoot-through current. (a) ST Planar (b) ROHM Trench

stress, for a recovery time of 500 μs, are shown in Table V and Table VI for the positive stress and the negative stress respectively.

Table V. Shoot-through charge before and after stress  
Positive Gate Stress. (+20 V/ 10 s, 150 °C)

Device	$Q_{ST} - \text{Before stress}$ (μC)	$Q_{ST} - \text{After stress, } t_{REC}=500 \mu s$ (μC)	Charge variation (%)
ST Planar	1.114	0.698	-37.4
ROHM Trench	0.711	0.490	-31.0

Table VI. Shoot-through charge before and after stress  
Negative Gate Stress. (-25 V/ 10 s, 150 °C)

Device	$Q_{ST} - \text{Before stress}$ (μC)	$Q_{ST} - \text{After stress, } t_{REC}=500 \mu s$ (μC)	Charge variation (%)
ST Planar	1.327	1.779	+34.0
ROHM Trench	1.040	1.608	+54.6

Comparing the shoot-through charge variation for the positive stress, the results show that the ROHM Trench is more affected than the ST Planar, increasing the reduction of the shoot-through charge from -23.4 % at ambient to -31% at 150 °C. In the case of the ST Planar, there is a reduction of the shoot-through charge of -37.4% at 150 °C, compared with -41.7% at ambient. These values were measured for a recovery time of 500 μs hence fast charges may have not been detected.






Fig. 17 ST Planar. Positive gate stress and recovery using crosstalk.  $V_{STRESS} = 20$  V,  $t_{STRESS} = 10$  s,  $T = 150$  °C, (a) Measured shoot-through current transient, (b) Peak Current as function of recovery time, (c) Normalized shoot-through charge as function of recovery time




Fig. 18 ROHM Trench. Positive gate stress and recovery using crosstalk.  $V_{STRESS} = 20$  V,  $t_{STRESS} = 10$  s,  $T = 150$  °C, (a) Measured shoot-through current transient, (b) Peak Current as function of recovery time, (c) Normalized Shoot-through charge as function of recovery time

Considering the negative gate stresses at 150 °C, in the case of the ROHM Trench the shoot-through charge increases more at high temperatures, 54.6% at 150 °C compared with 49.5% at ambient temperature. As was the case of the positive stresses at high temperature, the ST Planar is less affected, with an increase of the shoot-through charge of 34% at 150 °C, compared with an increase of 40.4% at ambient temperature.

Analyzing the recovery transients at 150 °C for the positive stress, a slower recovery is observed in the case of the ROHM Trench. This slow recovery is already noticeable on the shoot-through current transients in Fig. 18(a) and observing the normalized shoot-through charge in Fig. 18(c), the impact of temperature on the recovery transient becomes clearer. For this device, the invariability of the measured shoot-through current for short recovery times indicates that at high temperature there are more trapped charges with large emission times. In the case of the ST Planar, at 150 °C the fast traps become more dominant below 10 ms whereas at ambient the change of slope was at 100 ms.

Comparing the recovery transients after negative gate stress in Fig. 15 and Fig. 19, the ROHM Trench shows a similar post-stress recovery at 150 °C and at ambient, whereas the ST Planar recovers faster at 150 °C, with the inflection point at 100 ms.

## VI. CONCLUSIONS

BTI remains a challenge in SiC power MOSFETs. Traditional methods of capturing  $V_{TH}$  shift by measuring the




Fig. 19 Normalized Shoot-through charge as function of recovery time for a negative gate stress ( $V_{STRESS} = +20$  V,  $t_{STRESS} = 10$  s, 150 °C) (a) ST Planar (b) ROHM Trench



## IEEE POWER ELECTRONICS REGULAR PAPER

static characteristics usually do not characterize the transient nature of the problem i.e. the time dependency of  $V_{TH}$  due charge de-trapping. This paper has demonstrated a method for characterizing  $V_{TH}$  shift using shoot-through currents/charge induced from crosstalk between the two power devices in a half-bridge. Since the shoot-through current/charge is highly sensitive to  $V_{TH}$ , it can be used as a technique for characterizing BTI in SiC MOSFETs as well as its impact on a converter leg. Positive gate bias stress causes the  $V_{TH}$  to increase and the shoot-through current to reduce while negative gate bias stress causes the  $V_{TH}$  to reduce and the shoot-through current to increase. By measuring the shoot-through current/charge at different times after gate voltage stress removal, the time and temperature dependency of the  $V_{TH}$  recovery can be analyzed. The technique has been applied to SiC MOSFETs from different manufacturers by evaluating the impact of BTI for both positive and negative gate voltage stresses at ambient temperature and 150 °C. The technique has demonstrated that it is possible to capture the implications of  $V_{TH}$  shift and recovery within several hundreds of microseconds after gate voltage stress removal thereby giving further insight into the nature of charge trapping/de-trapping and the different time constants associated with the traps.

## REFERENCES

- [1] K. Puschkarsky, H. Reisinger, T. Aichinger, W. Gustin, and T. Grasser, "Understanding BTI in SiC MOSFETs and its impact on circuit operation," *IEEE Trans. on Device and Materials Reliability*, vol. 18, no. 2, pp. 144 - 153, 2018.
- [2] D. Peters, T. Aichinger, T. Basler, G. Rescher, K. Puschkarsky, and H. Reisinger, "Investigation of threshold voltage stability of SiC MOSFETs," in *IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, 13-17 May 2018, pp. 40-43.
- [3] R. Siemienieć, R. Mente, W. Jantscher, D. Kammerlander, U. Wenzel, and T. Aichinger, "650 V SiC Trench MOSFET for high-efficiency power supplies," in *21st European Conference on Power Electronics and Applications (EPE '19 ECCE Europe)*, 3-5 Sept. 2019 2019, pp. P.1-P.16.
- [4] P. Deák, J. M. Knap, T. Hornos, C. Thill, A. Gali, and T. Frauenheim, "The mechanism of defect creation and passivation at the SiC/SiO<sub>2</sub> interface," *Journal of Physics D: Applied Physics*, vol. 40, no. 20, pp. 6242-6253, 2007.
- [5] D. P. Ettisserry, N. Goldsman, A. Akturk, and A. J. Lelis, "Effects of carbon-related oxide defects on the reliability of 4H-SiC MOSFETs," in *2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, 9-11 Sept. 2014 2014, pp. 61-64.
- [6] D. Dutta *et al.*, "Evidence for carbon clusters present near thermal gate oxides affecting the electronic band structure in SiC-MOSFET," *Applied Physics Letters*, vol. 115, no. 10, p. 101601, 2019.
- [7] M. Sagawa, H. Miki, Y. Mori, H. Shimizu, and A. Shima, "Evaluation of gate oxide reliability in 3.3 kV 4H-SiC DMOSFET with J-Ramp TDD methods," in *IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, 13-17 May 2018, pp. 363-366.
- [8] T. Aichinger, G. Rescher, and G. Pobegen, "Threshold voltage peculiarities and bias temperature instabilities of SiC MOSFETs," *Microelectronics Reliability*, vol. 80, pp. 68-78, 2018.
- [9] D. K. Schroder, "Bias temperature instability in silicon carbide," in *International Semiconductor Device Research Symposium*, 9-11 Dec. 2009, pp. 1-2.
- [10] H. Yano, N. Kanafuji, A. Osawa, T. Hatayama, and T. Fuyuki, "Threshold Voltage Instability in 4H-SiC MOSFETs With Phosphorus-Doped and Nitrided Gate Oxides," *IEEE Trans. on Electron Devices*, vol. 62, no. 2, pp. 324-332, 2015.
- [11] D. B. Habersat, A. J. Lelis, and R. Green, "Measurement considerations for evaluating BTI effects in SiC MOSFETs," *Microelectronics Reliability*, vol. 81, pp. 121-126, 2018.
- [12] M. Beier-Moebius and J. Lutz, "Breakdown of Gate Oxide of SiC-MOSFETs and Si-IGBTs under High Temperature and High Gate Voltage," in *PCIM Europe 2017*, 16-18 May 2017, pp. 1-8.
- [13] E. Murakami, T. Furuichi, T. Takeshita, and K. Oda, "Positive bias temperature instability of SiC-MOSFETs induced by gate-switching operation," *Japanese Journal of Applied Physics*, vol. 56, no. 4S, p. 04CR11, 2017/03/15 2017.
- [14] Z. Chbili *et al.*, "Unusual bias temperature instability in SiC DMOSFET," in *2013 IEEE International Integrated Reliability Workshop Final Report*, 13-17 Oct. 2013 2013, pp. 90-93.
- [15] U. Karki and F. Z. Peng, "Precursors of Gate-Oxide Degradation in Silicon Carbide MOSFETs," in *IEEE Energy Conversion Congress and Exposition (ECCE)*, 23-27 Sept. 2018, pp. 857-861.
- [16] R. Green, A. Lelis, and D. Habersat, "Threshold-voltage bias-temperature instability in commercially-available SiC MOSFETs," *Japanese Journal of Applied Physics*, vol. 55, no. 4S, p. 04EA03, 2016.
- [17] S. Mitsuru *et al.*, "Accurate evaluation of fast threshold voltage shift for SiC MOS devices under various gate bias stress conditions," *Japanese Journal of Applied Physics*, vol. 57, no. 4S, p. 04FA07, 2018.
- [18] G. Rescher, G. Pobegen, T. Aichinger, and T. Grasser, "Preconditioned BTI on 4H-SiC: Proposal for a Nearly Delay Time-Independent Measurement Technique," *IEEE Trans. on Electron Devices*, vol. 65, no. 4, pp. 1419-1426, 2018.
- [19] A. J. Lelis, R. Green, D. B. Habersat, and M. El, "Basic Mechanisms of Threshold-Voltage Instability and Implications for Reliability Testing of SiC MOSFETs," *IEEE Trans. on Electron Devices*, vol. 62, no. 2, pp. 316-323, 2015.
- [20] J. Lutz, H. Schlengenotto, U. Scheuermann, and R. De Doncker, *Semiconductor Power Devices. Physics, Characteristics, Reliability*, 2 ed. Springer-Verlag Berlin Heidelberg, 2018.
- [21] J. W. McPherson, "Brief history of JEDEC qualification standards for silicon technology and their applicability(?) to WBG semiconductors," in *IEEE International Reliability Physics Symposium (IRPS)*, 11-15 March 2018, pp. 3B.1-1-3B.1-8.
- [22] J. O. Gonzalez and O. Alatisé, "Impact of the Gate Oxide Reliability of SiC MOSFETs on the Junction Temperature Estimation Using Temperature Sensitive Electrical Parameters," in *IEEE Energy Conversion Congress and Exposition (ECCE)*, 23-27 Sept. 2018, pp. 837-844.
- [23] T. Kestler and M. Bakran, "Junction Temperature Measurement of SiC MOSFETs: Straightforward as it Seems?," in *PCIM Europe 2018*, 5-7 June 2018, pp. 1-6.
- [24] F. Kato *et al.*, "Effect of forward voltage change depending on gate voltage in body diode of SiC-MOSFET at thermal transient testing for analysing SiC power module package," in *23rd International Workshop on Thermal Investigations of ICs and Systems (THERMINIC)*, 27-29 Sept. 2017, pp. 1-4.
- [25] C. Herold, J. Sun, P. Seidel, L. Tinschert, and J. Lutz, "Power cycling methods for SiC MOSFETs," in *29th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, May 28 -June 1 2017, pp. 367-370.
- [26] H. Luo, F. Iannuzzo, and M. Turnaturi, "Role of Threshold Voltage Shift in Highly Accelerated Power Cycling Tests for SiC MOSFET Modules," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, pp. 1-1, 2019.
- [27] F. Yang, E. Ugur, B. Akin, and G. Wang, "Design Methodology of DC Power Cycling Test Setup for SiC MOSFETs," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, pp. 1-1, 2019.
- [28] K. Puschkarsky, T. Grasser, T. Aichinger, W. Gustin, and H. Reisinger, "Review on SiC MOSFETs High-Voltage Device Reliability Focusing on Threshold Voltage Instability," *IEEE Trans. on Electron Devices*, vol. 66, no. 11, pp. 4604-4616, 2019.
- [29] S. Jahdi, O. Alatisé, J. A. O. Gonzalez, R. Bonyadi, L. Ran, and P. Mawby, "Temperature and switching rate dependence of crosstalk in Si-IGBT and SiC power modules," *IEEE Trans. on Industrial Electronics*, vol. 63, no. 2, pp. 849-863, 2016.
- [30] T. Funaki, "A study on self turn-on phenomenon in fast switching operation of high voltage power MOSFET," in *2013 3rd IEEE CPMT Symposium Japan*, 11-13 Nov. 2013, pp. 1-4.

## IEEE POWER ELECTRONICS REGULAR PAPER

- [31] Q. Zhao and G. Stojic, "Characterization of  $C_{dv}/dt$  induced power loss in synchronous buck DC-DC converters," in *IEEE APEC '04*, 22-26 Feb. 2004, vol. 1, pp. 292-297 Vol.1
- [32] A. Nishigaki, H. Umegami, F. Hattori, W. Martinez, and M. Yamamoto, "An analysis of false turn-on mechanism on power devices," in *IEEE Energy Conversion Congress and Exposition (ECCE)*, 14-18 Sept. 2014, pp. 2988-2993
- [33] Z. Miao, C. Wang, and K. D. T. Ngo, "Simulation and Characterization of Cross-Turn-On Inside a Power Module of Paralleled SiC MOSFETs," *IEEE Trans. on Components, Packaging and Manufacturing Technology*, vol. 7, no. 2, pp. 186-192, 2017.
- [34] Z. Miao, Y. Mao, C. Wang, and K. D. T. Ngo, "Detection of Cross-Turn-On and Selection of Off Drive Voltage for an SiC Power Module," *IEEE Trans. on Industrial Electronics*, vol. 64, no. 11, pp. 9064-9071, 2017.
- [35] Z. Zhang, W. Zhang, F. Wang, L. M. Tolbert, and B. J. Blalock, "Analysis of the switching speed limitation of wide band-gap devices in a phase-leg configuration," in *IEEE Energy Conversion Congress and Exposition (ECCE)*, 15-20 Sept. 2012, pp. 3950-3955
- [36] M. R. Ahmed, R. Todd, and A. J. Forsyth, "Predicting SiC MOSFET Behavior Under Hard-Switching, Soft-Switching, and False Turn-On Conditions," *IEEE Trans. on Industrial Electronics*, vol. 64, no. 11, pp. 9001-9011, 2017.
- [37] R. Xie, H. Wang, G. Tang, X. Yang, and K. J. Chen, "An analytical model for false turn-on evaluation of GaN transistor in bridge-leg configuration," in *IEEE Energy Conversion Congress and Exposition (ECCE)*, 18-22 Sept. 2016, pp. 1-6
- [38] Y. Li, M. Liang, J. Chen, T. Q. Zheng, and H. Guo, "A Low Gate Turn-OFF Impedance Driver for Suppressing Crosstalk of SiC MOSFET Based on Different Discrete Packages," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 7, no. 1, pp. 353-365, 2019.
- [39] Z. Zhang, F. Wang, L. M. Tolbert, and B. J. Blalock, "A gate assist circuit for cross talk suppression of SiC devices in a phase-leg configuration," in *IEEE Energy Conversion Congress and Exposition*, 15-19 Sept. 2013, pp. 2536-2543
- [40] D. B. Habersat, A. Lelis, R. Green, and M. El, "Comparison of Test Methods for Proper Characterization of VT in SiC MOSFETs," *Materials Science Forum*, vol. 858, pp. 833-839, 2016.
- [41] B. Ullmann, K. Puscharsky, M. Walzl, H. Reisinger, and T. Grasser, "Evaluation of Advanced MOSFET Threshold Voltage Drift Measurement Techniques," *IEEE Trans. on Device and Materials Reliability*, vol. 19, no. 2, pp. 358-362, 2019.
- [42] G. Rescher, G. Pobegen, T. Aichinger, and T. Grasser, "Comprehensive Evaluation of Bias Temperature Instabilities on 4H-SiC MOSFETs Using Device Preconditioning," *Materials Science Forum*, vol. 924, pp. 671-675, 2018.
- [43] D. B. Habersat, R. Green, and A. J. Lelis, "Permanent and Transient Effects of High-Temperature Bias Stress on Room-Temperature VT Drift Measurements in SiC Power MOSFETs," in *IEEE International Reliability Physics Symposium (IRPS)*, 31 March-4 April 2019, pp. 1-4
- [44] S. A. Ikpe *et al.*, "Silicon-Carbide Power MOSFET Performance in High Efficiency Boost Power Processing Unit for Extreme Environments," *Additional Conferences (Device Packaging, HiTEC, HiTEN, & CICMT)*, vol. 2016, no. HiTEC, pp. 000184-000189, 2016.
- [45] J. A. O. González and O. Alatise, "A Novel Non-Intrusive Technique for BTI Characterization in SiC MOSFETs," *IEEE Trans. on Power Electronics*, vol. 34, no. 6, pp. 5737-5747, 2019.
- [46] *Procedure for Wafer-Level DC Characterization of Bias Temperature Instabilities*, JESD 241, JEDEC Solid State Technology Association, December 2015.
- [47] K. Puscharsky, T. Grasser, T. Aichinger, W. Gustin, and H. Reisinger, "Understanding and modeling transient threshold voltage instabilities in SiC MOSFETs," in *2018 IEEE International Reliability Physics Symposium (IRPS)*, 11-15 March 2018 2018, pp. 3B.5-1-3B.5-10
- [48] C. Unger and M. Pfost, "Influence of the off-state gate-source voltage on the transient drain current response of SiC MOSFETs," in *IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, 13-17 May 2018, pp. 48-51
- [49] F. Yang, E. Ugur, and B. Akin, "Evaluation of Aging's Effect on Temperature-Sensitive Electrical Parameters in SiC MOSFETs," *IEEE Trans. on Power Electronics*, vol. 35, no. 6, pp. 6315-6331, 2020.
- [50] J. O. Gonzalez and O. Alatise, "Crosstalk in SiC Power MOSFETs for Evaluation of Threshold Voltage Shift Caused by Bias Temperature Instability," in *EPE '19 ECCE Europe*, 3-5 Sept. 2019, pp. P.1-P.10
- [51] S. Microelectronics, "Application Note AN5355 - Mitigation technique of the SiC MOSFET gate voltage glitches with Miller clamp," ed: ST Microelectronics, 2019.
- [52] B. J. Baliga, Springer, Ed. *Fundamentals of Power Semiconductor Devices*. Springer, 2008.
- [53] J. Wang and H. S. Chung, "Impact of parasitic elements on the spurious triggering pulse in synchronous buck converter," in *IEEE Energy Conversion Congress and Exposition*, 15-19 Sept. 2013, pp. 480-487
- [54] H. Qin, C. Ma, Z. Zhu, and Y. Yan, "Influence of Parasitic Parameters on Switching Characteristics and Layout Design Considerations of SiC MOSFETs," *Journal of Power Electronics*, vol. 18, no. 4, pp. 1255-1267, July 2018.



**Jose Ortiz Gonzalez** (S'15-M'18) received a B. Eng. degree in electrical engineering in 2009 from the University of Vigo, Vigo, Spain and the Ph.D. in power electronics from the University of Warwick, Coventry, U.K. in 2017. Since 2013, he has been with the School of Engineering, University of Warwick, Coventry, U.K. Dr Ortiz Gonzalez was appointed as Senior Research Fellow in Power Electronics in January 2018. He is assistant professor in Power Electronics since August 2019. His current research interests include electrothermal characterization of power devices, reliability and condition monitoring. He is author or co-author of more than 50 publications in journals and international conferences



**Olayiwola Alatise** (M'19) received B.Eng. (first class Hons.) degree in electrical/electronic engineering and the Ph.D. degree in microelectronics and semiconductors from Newcastle University, Newcastle upon Tyne, U.K., in 2005 and 2008, respectively. In 2004 and 2005, he briefly joined ATMEL North Tyneside where he worked on the process integration of the 130-nm CMOS technology node. In June 2008, he joined the Innovation R&D Department, NXP Semiconductors, as Development Engineer where he designed, processed and qualified discrete power trench MOSFETs for automotive applications and switch mode power supplies. In November 2010, he joined the University of Warwick as Science City Research Fellow to investigate advanced power semiconductor materials and devices for improved energy conversion efficiency. Since February 2019, he has been a Professor in Electrical Engineering with the University of Warwick, Coventry, U.K. He is the author or co-author of more than 90 publications in journals and international conferences. His research interests include investigating advanced power semiconductor materials and devices for improved energy conversion efficiency.